The Resource Adiabatic Logic : Future Trend and System Level Perspective, by Philip Teichmann, (electronic resource)

Adiabatic Logic : Future Trend and System Level Perspective, by Philip Teichmann, (electronic resource)

Label
Adiabatic Logic : Future Trend and System Level Perspective
Title
Adiabatic Logic
Title remainder
Future Trend and System Level Perspective
Statement of responsibility
by Philip Teichmann
Creator
Author
Author
Subject
Language
  • eng
  • eng
Summary
Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design
Member of
Is Subseries of
http://library.link/vocab/creatorName
Teichmann, Philip
Dewey number
621.39/5
http://bibfra.me/vocab/relation/httpidlocgovvocabularyrelatorsaut
uRMNMk8y-wU
Language note
English
LC call number
TK7867-7867.5
Literary form
non fiction
Nature of contents
dictionaries
Series statement
Springer Series in Advanced Microelectronics,
Series volume
34
http://library.link/vocab/subjectName
  • Systems engineering
  • Logic design
  • Electronics
  • Electronic Circuits and Devices
  • Circuits and Systems
  • Logic Design
  • Electronics and Microelectronics, Instrumentation
  • Energy Efficiency
Label
Adiabatic Logic : Future Trend and System Level Perspective, by Philip Teichmann, (electronic resource)
Instantiates
Publication
Note
Description based upon print version of record
Bibliography note
Includes bibliographical references and index
Carrier category
online resource
Carrier category code
cr
Content category
text
Content type code
txt
Contents
  • Adiabatic Logic; Preface; Acknowledgements; Contents; Abbreviations; Chapter 1: Introduction; 1.1 Motivation for this Work; 1.2 A Brief History of Reversible Computation and Adiabatic Logic; Chapter 2: Fundamentals of Adiabatic Logic; 2.1 The Charging Process in Adiabatic Logic Compared to Static CMOS; 2.1.1 The De?nition of the Energy Saving Factor (ESF); 2.2 An Adiabatic System; 2.2.1 Introducing Adiabatic Logic Families Used in This Work; 2.2.2 The Four-Phase Power-Clock; 2.3 Loss Mechanisms in Adiabatic Logic; 2.3.1 Impact of Process Variations on the Losses in Adiabatic Logic
  • 2.4 Voltage Scaling-A Comparison of Static CMOS and Adiabatic Logic2.5 Properties of Adiabatic Logic and Resultant Design Considerations; 2.5.1 Dual-Rail Encoded Signals; 2.5.2 Inherent Pipelining; 2.5.3 Delay Considerations in Adiabatic Logic; 2.5.4 The Power Supply Net in Adiabatic Logic: Crosstalk, iR-drop, Ldidt-drop, Electromigration; Crosstalk; iR-drop; Ldidt-drop; Electromigration; 2.6 General Simulation Setup; Chapter 3: Future Trend in Adiabatic Logic; 3.1 Scaling Trends for Sub 90 nm Transistors; Industrial 65 nm Low-Power (LP) Process; PTM 45 nm High-Performance (HP) Process
  • PTM 32 nm High-Performance (HP) ProcessPTM 22 nm High-Performance (HP) Process; PTM 16 nm High-Performance (HP) Process; Overview of Scaling Trend; 3.2 Adiabatic Logic with Novel Devices; 3.2.1 What Should an Ideal (Novel) Device for Adiabatic Logic Look Like?; The Device's On-resistance; The Device's Capacitance; Impact of Reducing On-resistance or/and Capacitance; Sensitivity of fopt to Changes in the On-resistance and Capacitance; 3.2.2 Adiabatic Logic with Carbon Nanotubes (CNT); 3.2.2.1 The Chirality of a CNT and the CNTFET; 3.2.2.2 Simulation Results
  • 3.2.3 Adiabatic Logic with the Vertical Slit Field Effect Transistor (VESFET)3.2.3.1 Simulation Results; De?nition of the Investigated Energy Saving Factors; Simulation Results for an Inverter Circuit; Simulation Results for a NAND Circuit; Simulation Results for a Four-Input NAND (NAND4) Circuit; Simulation Results for an Inverter Circuit with a Fan-Out of Four (FO4); 3.3 (Negative) Bias Temperature Instability ((N)BTI) and Hot Carrier Injection (HCI) in Adiabatic Logic; 3.3.1 Impact of NBTI on the Energy Dissipation of Adiabatic Logic Circuits; 3.3.1.1 Simulation Results for PFAL and ECRL
  • 3.3.2 Comparison of the Stress Due to the Permanent NBTI in Static CMOS and AL3.3.3 How Will Positive Bias Temperature Instability (PBTI) Impact Adiabatic Logic?; Chapter 4: Generation of the Power-Clock; 4.1 Introduction; 4.2 Topologies of Inductor-Based Power-Clock Generators; 4.3 Impact of Pattern-Induced Capacitive Variations on the Energy Dissipation of the Synchronized 2N2P LC-oscillator; 4.3.1 Impact of Pattern-Induced Variations on the Dissipation of a Discrete-Cosine Transformation (DCT) System; 4.4 Generation of the Synchronization Signals
  • 4.4.1 Synchronous Versus Asynchronous Generation of the Control Signals for the Oscillator
Dimensions
unknown
Edition
1st ed. 2012.
Extent
1 online resource (175 p.)
Form of item
online
Isbn
9781283454285
Media category
computer
Media type code
c
Other control number
10.1007/978-94-007-2345-0
Specific material designation
remote
System control number
  • (CKB)2550000000064679
  • (EBL)886079
  • (OCoLC)760086026
  • (SSID)ssj0000609033
  • (PQKBManifestationID)11379171
  • (PQKBTitleCode)TC0000609033
  • (PQKBWorkID)10607678
  • (PQKB)10782271
  • (DE-He213)978-94-007-2345-0
  • (MiAaPQ)EBC886079
  • (EXLCZ)992550000000064679
Label
Adiabatic Logic : Future Trend and System Level Perspective, by Philip Teichmann, (electronic resource)
Publication
Note
Description based upon print version of record
Bibliography note
Includes bibliographical references and index
Carrier category
online resource
Carrier category code
cr
Content category
text
Content type code
txt
Contents
  • Adiabatic Logic; Preface; Acknowledgements; Contents; Abbreviations; Chapter 1: Introduction; 1.1 Motivation for this Work; 1.2 A Brief History of Reversible Computation and Adiabatic Logic; Chapter 2: Fundamentals of Adiabatic Logic; 2.1 The Charging Process in Adiabatic Logic Compared to Static CMOS; 2.1.1 The De?nition of the Energy Saving Factor (ESF); 2.2 An Adiabatic System; 2.2.1 Introducing Adiabatic Logic Families Used in This Work; 2.2.2 The Four-Phase Power-Clock; 2.3 Loss Mechanisms in Adiabatic Logic; 2.3.1 Impact of Process Variations on the Losses in Adiabatic Logic
  • 2.4 Voltage Scaling-A Comparison of Static CMOS and Adiabatic Logic2.5 Properties of Adiabatic Logic and Resultant Design Considerations; 2.5.1 Dual-Rail Encoded Signals; 2.5.2 Inherent Pipelining; 2.5.3 Delay Considerations in Adiabatic Logic; 2.5.4 The Power Supply Net in Adiabatic Logic: Crosstalk, iR-drop, Ldidt-drop, Electromigration; Crosstalk; iR-drop; Ldidt-drop; Electromigration; 2.6 General Simulation Setup; Chapter 3: Future Trend in Adiabatic Logic; 3.1 Scaling Trends for Sub 90 nm Transistors; Industrial 65 nm Low-Power (LP) Process; PTM 45 nm High-Performance (HP) Process
  • PTM 32 nm High-Performance (HP) ProcessPTM 22 nm High-Performance (HP) Process; PTM 16 nm High-Performance (HP) Process; Overview of Scaling Trend; 3.2 Adiabatic Logic with Novel Devices; 3.2.1 What Should an Ideal (Novel) Device for Adiabatic Logic Look Like?; The Device's On-resistance; The Device's Capacitance; Impact of Reducing On-resistance or/and Capacitance; Sensitivity of fopt to Changes in the On-resistance and Capacitance; 3.2.2 Adiabatic Logic with Carbon Nanotubes (CNT); 3.2.2.1 The Chirality of a CNT and the CNTFET; 3.2.2.2 Simulation Results
  • 3.2.3 Adiabatic Logic with the Vertical Slit Field Effect Transistor (VESFET)3.2.3.1 Simulation Results; De?nition of the Investigated Energy Saving Factors; Simulation Results for an Inverter Circuit; Simulation Results for a NAND Circuit; Simulation Results for a Four-Input NAND (NAND4) Circuit; Simulation Results for an Inverter Circuit with a Fan-Out of Four (FO4); 3.3 (Negative) Bias Temperature Instability ((N)BTI) and Hot Carrier Injection (HCI) in Adiabatic Logic; 3.3.1 Impact of NBTI on the Energy Dissipation of Adiabatic Logic Circuits; 3.3.1.1 Simulation Results for PFAL and ECRL
  • 3.3.2 Comparison of the Stress Due to the Permanent NBTI in Static CMOS and AL3.3.3 How Will Positive Bias Temperature Instability (PBTI) Impact Adiabatic Logic?; Chapter 4: Generation of the Power-Clock; 4.1 Introduction; 4.2 Topologies of Inductor-Based Power-Clock Generators; 4.3 Impact of Pattern-Induced Capacitive Variations on the Energy Dissipation of the Synchronized 2N2P LC-oscillator; 4.3.1 Impact of Pattern-Induced Variations on the Dissipation of a Discrete-Cosine Transformation (DCT) System; 4.4 Generation of the Synchronization Signals
  • 4.4.1 Synchronous Versus Asynchronous Generation of the Control Signals for the Oscillator
Dimensions
unknown
Edition
1st ed. 2012.
Extent
1 online resource (175 p.)
Form of item
online
Isbn
9781283454285
Media category
computer
Media type code
c
Other control number
10.1007/978-94-007-2345-0
Specific material designation
remote
System control number
  • (CKB)2550000000064679
  • (EBL)886079
  • (OCoLC)760086026
  • (SSID)ssj0000609033
  • (PQKBManifestationID)11379171
  • (PQKBTitleCode)TC0000609033
  • (PQKBWorkID)10607678
  • (PQKB)10782271
  • (DE-He213)978-94-007-2345-0
  • (MiAaPQ)EBC886079
  • (EXLCZ)992550000000064679

Library Locations

  • Albert D. Cohen Management LibraryBorrow it
    181 Freedman Crescent, Winnipeg, MB, R3T 5V4, CA
    49.807878 -97.129961
  • Architecture/Fine Arts LibraryBorrow it
    84 Curry Place, Winnipeg, MB, CA
    49.807716 -97.136226
  • Archives and Special CollectionsBorrow it
    25 Chancellors Circle (Elizabeth Dafoe Library), Room 330, Winnipeg, MB, R3T 2N2, CA
    49.809961 -97.131878
  • Bibliothèque Alfred-Monnin (Université de Saint-Boniface)Borrow it
    200, avenue de la Cathédrale, Local 2110, Winnipeg, MB, R2H 0H7, CA
    49.888861 -97.119735
  • Bill Larson Library (Grace Hospital)Borrow it
    300 Booth Drive, G-227, Winnipeg, MB, R3J 3M7, CA
    49.882400 -97.276436
  • Carolyn Sifton - Helene Fuld Library (St. Boniface General Hospital)Borrow it
    409 Tache Avenue, Winnipeg, MB, R2H 2A6, CA
    49.883388 -97.126050
  • Concordia Hospital LibraryBorrow it
    1095 Concordia Avenue, Winnipeg, MB, R2K 3S8, CA
    49.913252 -97.064683
  • Donald W. Craik Engineering LibraryBorrow it
    75B Chancellors Circle (Engineering Building E3), Room 361, Winnipeg, MB, R3T 2N2, CA
    49.809053 -97.133292
  • E.K. Williams Law LibraryBorrow it
    224 Dysart Road, Winnipeg, MB, R3T 5V4, CA
    49.811829 -97.131017
  • Eckhardt-Gramatté Music LibraryBorrow it
    136 Dafoe Road (Taché Arts Complex), Room 257, Winnipeg, MB, R3T 2N2, CA
    49.807964 -97.132222
  • Elizabeth Dafoe LibraryBorrow it
    25 Chancellors Circle, Winnipeg, MB, R3T 2N2, CA
    49.809961 -97.131878
  • Fr. H. Drake Library (St. Paul's College)Borrow it
    70 Dysart Road, Winnipeg, MB, R3T 2M6, CA
    49.810605 -97.138184
  • J.W. Crane Memorial Library (Deer Lodge Centre)Borrow it
    2109 Portage Avenue, Winnipeg, MB, R3J 0L3, CA
    49.878000 -97.235520
  • Libraries Annex (not open to the public; please see web page for details)Borrow it
    25 Chancellors Circle (in the Elizabeth Dafoe Library), Winnipeg, MB, R3T 2N2, CA
    49.809961 -97.131878
  • Neil John Maclean Health Sciences LibraryBorrow it
    727 McDermot Avenue (Brodie Centre), 200 Level, Winnipeg, MB, R3E 3P5, CA
    49.903563 -97.160554
  • Sciences and Technology LibraryBorrow it
    186 Dysart Road, Winnipeg, MB, R3T 2M8, CA
    49.811526 -97.133257
  • Seven Oaks General Hospital LibraryBorrow it
    2300 McPhillips Street, Winnipeg, MB, R2V 3M3, CA
    49.955177 -97.148865
  • Sister St. Odilon Library (Misericordia Health Centre)Borrow it
    99 Cornish Avenue, Winnipeg, MB, R3C 1A2, CA
    49.879592 -97.160425
  • St. John's College LibraryBorrow it
    92 Dysart Road, Winnipeg, MB, R3T 2M5, CA
    49.811242 -97.137156
  • Victoria General Hospital LibraryBorrow it
    2340 Pembina Highway, Winnipeg, MB, R3T 2E8, CA
    49.806755 -97.152739
  • William R Newman Library (Agriculture)Borrow it
    66 Dafoe Road, Winnipeg, MB, R3T 2R3, CA
    49.806936 -97.135525
Processing Feedback ...